UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/737,124	12/17/2003	Young-Doug Kim	8947-000074/US	5936	
	7590 09/22/200 CKEY & PIERCE, P.L	EXAMINER			
P.O. BOX 8910	•	DANG, KHANH			
RESTON, VA	20193		ART UNIT	PAPER NUMBER	
			2111		
			MAIL DATE	DELIVERY MODE	
			09/22/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applic	ation No.	Applicant(s)		
Office Action Summary		10/737	, ₁₂₄	KIM ET AL.		
		Exami	ner	Art Unit		
		Khanh	Dang	2111		
Period fo	- The MAILING DATE of this commur r Reply	nication appears on	the cover sheet wit	h the correspondence a	ddress	
A SHO WHIC - Exten after 9 - If NO - Failur Any re	DRTENED STATUTORY PERIOD F HEVER IS LONGER, FROM THE N sions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comi period for reply is specified above, the maximum si e to reply within the set or extended period for reply sply received by the Office later than three months d patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF s of 37 CFR 1.136(a). In no nunication. tatutory period will apply an o will, by statute, cause the	THIS COMMUNIC be event, however, may a red d will expire SIX (6) MONT application to become ABA	CATION. uply be timely filed IHS from the mailing date of this ANDONED (35 U.S.C. § 133).		
Status						
2a)⊠ 3)□	Responsive to communication(s) file This action is FINAL . Since this application is in condition closed in accordance with the pract	2b)⊡ This action is for allowance exce	s non-final. ept for formal matte	•	ne merits is	
Dispositio	on of Claims					
5)□ 6)⊠ 7)□ 8)□ Applicatio 9)□ 1	Claim(s) <u>1-43</u> is/are pending in the ala) Of the above claim(s) is/ala Claim(s) is/ala Claim(s) is/are allowed. Claim(s) <u>1-43</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction Papers The specification is objected to by the drawing(s) filed on is/are	ction and/or election	n requirement.	ov the Eveniner		
	Applicant may not request that any objected to the country of the	ction to the drawing(s g the correction is req	s) be held in abeyand uired if the drawing(ce. See 37 CFR 1.85(a). s) is objected to. See 37 C	, ,	
Priority u	nder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) 🔲 Notice 3) 🔯 Inform	(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (Ination Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	PTO-948)	Paper No(s)	ummary (PTO-413))/Mail Date formal Patent Application _·		

DETAILED ACTION

Claim Rejections - 35 USC § 103


The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-10, 13-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kenny.

With regard to claim 1, Kenny discloses an arbiter (arbiter 4, Fig. 1, for example) in a system (shown generally at Fig. 1) for generating a pseudo-grant signal to all requesting master units (the arbiter 4 in Kenny "assigns a virtual channel to each master/slave pair requesting the data bus for data transfer between the master module and a slave module. Each virtual channel represents a timeslice on the bus and is owned by a separate master/slave pair, thereby permitting multiple master/slave pairs to have concurrent ownership of the singular data bus" (emphasis added). In another word, the arbiter 4 grants or bus ownership bus grant to the virtual channel of every requesting master before actual arbitration, wherein "data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate 'channel active' signal." It is clear that assigning concurrent ownership (bus ownership or bus grant) of a single data bus to each master by the arbiter before actual arbitration is interpreted as providing a pseudo bus grant signal by the arbiter to each master. In

particular, in Kenny, a master module initializes bus access by asserting address and bus request signals on the bus 11. The arbiter 4 and the slave module detect the address and request signals asserted by the master module. The arbiter 4 then identifies the master module making the request, determines the master module's priority, and grants a virtual channel. The virtual channel granted can be arbitrarily selected by an allocation procedure. Specifically, Kenny discloses that "concurrent ownership of the data bus by multiple master/slave pairs advantageously enhances bus accessibility over conventional split-transaction bus protocols since the transactional overhead associated with bus re-acquisition protocols between a master/slave pair is eliminated. Since each channel, hence each master/slave pair, has its own unique channel active signal, data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate "channel active" signal." Kenny further discloses that "FIG. 9 is a timing diagram summarizing concurrent transactions of three virtual channels of the present invention." In addition, Kenny discloses that "[a]II concurrent virtual channel owners wait for an access grant by arbiter 4 to data bus 2. Access to data bus 3 to a particular virtual channel occurs when arbiter 4 asserts the virtual channel's active signal (e.g., CHNLA ACTIVE). Note that in Fig. 9, because the priority of each requesting master (CPU, PCI Controller, Graphics Controller) is not preassigned, the arbiter 4 must resolve the priority between requesting masters, and grants virtual channels A, B, C to each requesting master based on priority of each requesting master, by asserting signal GNT CHLNA, signal GNTCHLNB, and signal GNTCHLNC, at times t1, t3, and t5. Fig. 9 is reproduced below:




Kenny also discloses that the arbiter receives transaction information from all requesting master units in response to the pseudo-grant signals (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the requesting master).

Although Kenny clearly disclose that pseudo-grant signals are generated to all the requesting masters. Kenny, as discussed above regarding Fig. 9, does not particularly disclose that the pseudo-grant signals begin at the same time, as claimed in at least Applicants' claim 1, and shown in Fig. 6, which is reproduced below:

Application/Control Number: 10/737,124

Art Unit: 2111

Fig. 6



Note that in Fig. 6 above, the pseudo-grant signals HGRANT1 and HGRANT2 begin at the same time.

However, in addition to the timing for pseudo-grant signals as shown in Fig. 9 above, Kenny also disclose that "[a]Iternatively, each subsystem may be configured with a fixed virtual channel with a pre-assigned priority. Pre-designating virtual channels and priorities for each module simplifies processing by eliminating allocation procedures and requiring arbiter 4 to merely match the I/O address of the requesting master module to that master module's pre-assigned virtual channel and pre-assigned priority, referencing a table stored in a register of arbiter 4 or elsewhere." Thus, it is clear that by using pre-designating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and assign a virtual channel to a requesting master according to its priority.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to generate pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters beginning at the same time, because by using a fixed virtual channel with a pre-assigned priority for each of the requesting master, the arbiter 4 does not have to arbitrate between masters resulting in generating/providing pseudo-grant signals to all requesting masters at different starting time. Since pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters begin at the same time, it is clear that arbitration latency can be further reduced, and as a result, the overall performance of the entire system of Kenny is improved.

With regard to claim 2, it is clear that the arbiter 4 further performs arbitration based on the transaction information such as the pre-assigned priority received from the requesting master.

With regard to claim 3, it is clear that in Kenny, the arbiter 4 includes a master interface for interfacing with the masters (see at least Fig. 1 and description thereof) for generating the pseudo-grant signal (virtual channel grant signal GNT CHNLA) to all the requesting masters, for receiving the transaction information from all the requesting master units in response to the pseudo-grant signal (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the master), and for generating a ready signal (CHNLA ACTIVE, for example) to a selected one of the requesting master units. Data transaction may be performed after granting of virtual channel.

With regard to claim 4, it is clear that the arbiter 4's the master interface includes at least one generator for generating the pseudo-grant signals (GNT CHNLA) from at least one request signal (ADD/REQ) from all the requesting masters.

With regard to claim 5, it is clear that the master interface including at least one circuit for converting a target slave ready signal (CHNLA RDY) from at least one slave (also slave in Kenny) into a data transfer ready signal (CHNLA ACTIVE, for example) for a selected one of the requesting master units.

With regard to claim 6, it is clear that the ready signal (CHNLA RDY) is for data transfer.

With regard to 7, it is clear that data can only be transferred when the bus is available. In other words, the ready signal (CHNLA RDY) indeed indicates bus availability.

With regard to claim 8, it is clear that in Kenny, the arbiter including a controller interface for requesting at least one slave unit to prepare for data transfer in response to the target information (in Kenny, the target information is the address of the slave, ADD, for example) from the selected one of the requesting masters. Note that all modules as shown in Fig. 1, as in any conventional interconnected modules include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 9, it is clear that the controller interface is a slave controller interface which interacts with at least one slave controller of the at least one slave unit.

Note that all modules as shown in Fig. 1, as in any conventional interconnected

Page 8

modules) include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 10, it is clear that slave memory 6 includes slave controller to control the slave memory.

With regard to claim 13, each driver layer 12 of each master includes registers 21, 22 and 23. Registers 21, 22, and 23 latch read, address and write data, respectively. A master or system clock FCLK (not shown), is received at terminal 24 to synchronize registers 21, 22 and 23 with timing on the bus.

With regard to claims 14-39, see discussion above, since the subject matter presented in claims 14-39 has already been addressed. With regard to claim 29, note also that it is clear from the discussion above that the steps of generating the request from the master, receiving the request and generating a virtual channel grant signal from the arbiter 4, supplying information from the master, and preparing for data transfer constitute a first stage and completing and transferring constitute a second stage and the first and second stage occur concurrently.

With regard to claim 40, not only pre-assigned priority, but also priority scheme such as dynamic priority is disclosed.

With regard to claim 41, in Kenny, it is clear that information from the target slave is also used. It is clear that the master interface including at least one circuit for converting a target slave ready signal (CHNLA RDY) from at least one slave (also slave in Kenny) into a data transfer ready signal (CHNLA ACTIVE, for example) for a

selected one of the requesting master units. See at least column 5, lines 57-63; column 6, line 62 to column 8, line 60.

With regard to claims 42 and 43, see discussion regarding claim 3 above.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kenny as discussed above, and further in view of the following.

Kenny, as discussed above, discloses the claimed invention including the use of interface controllers for the arbiter and slave module such as the memory module 6. Kenny does not disclose the use of SDRAM (Synchronous Dynamic Random Access Memory). However, memory such as SRAM is old and well-known in the art as evidence by the definition of SDRAM provided by Wikipedia.com. cited below. SDRAM is an improvement to standard DRAM in that it retrieves data alternately between two sets of memory. This eliminates the delay caused when one bank of addresses is shut down while another is prepared for reading. It's called "Synchronous" DRAM because the memory is synchronized with the clock speed that the computer's CPU bus speed is optimized for. The faster the bus speed, the faster the SDRAM can be. In other words, SDRAM's timing is synchronized to the system clock. By running in sync to an external clock signal, SDRAM can run at the same speed as the CPU/memory bus. It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ SRAM in memory module 6 of Kenny, since the use of SDRAM is old and well-known, as evidence by the definition of SDRAM provided by Wikipedia.com. cited below, for improving latency. Note also that since the interface controller of the arbiter 4

is in direct communication with the memory slave 6 SDRAM controller, it is clear that controller interface is an SDRAM controller interface which interacts with at least one SDRAM controller of the at least one slave unit.

Response to Arguments

Applicants' arguments filed 8/1/2008 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997)*. In fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs Window Fashions LP v. Novo Industries, L.P.,* 65 USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is the measure of the invention. Disclosure contained in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck,* 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

The 112, 1st Paragraph Rejection:

The 112 Rejection is withdrawn in view of Appellants' amendment and arguments.

The Kenny 103 Rejection:

With regard to claims 1-10 and 13-19, Applicants argued that "if the arbiter 4 of Kenny need not arbitrate between requesting masters (as suggested by the Examiner), then the arbiter 4 of Kenny does not 'perform arbitration based on the information on the target slave unit for each requesting master unit by using the information on the target slave unit for each requesting master unit to determine a priority of bus ownership for the requesting master units, as required by claim 1. Moreover, even assuming arguendo that the arbitration performed by the arbiter 4 of Kenny depends from the address of the target and/or priority of the target from the requesting master as suggested by the Examiner (which Applicant does not admit), such information still does not constitute the 'transaction information,' of claim 1 because this information is received prior to the grant of the virtual channel, but not 'in response to 'the grant of the virtual channel. See, Kenny at 6:63 - 7:4. Thus, assuming the grant of the virtual channel in Kenny is similar to the 'pseudo-grant signals,' in claim 1 (which Applicant does not admit) and the arbitration performed by the arbiter 4 of Kenny also depends from the address of the target and/or priority of the target from the requesting master (which Applicant also does not admit), Kenny

still fails to disclose or fairly suggest 'at least one interface for generating pseudogrant signals to all requesting master units beginning at the same time and for receiving transaction information from all requesting master units in response to the pseudo-grant signals,' as required by claim 1."

In response to Applicants' argument, It is important to note that a "pseudo-grant signal" is not an actual grant signal from an arbiter. The "pseudo-grant signal" is a pre-grant signal provided to each of the requesting master units. The only difference between the claimed subject matter of that of Kenny is that Kenny does not explicitly disclose that the pseudo-grant signal is provided to each requesting master unit at the same time." As clearly discussed above in the 103 Rejection, by using predesignating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and assign a virtual channel to a requesting master according to its priority. However, it is important to note that actual arbitration must also need the information from the requesting master. The information from the master includes address of the target and/or priority of the target. See at least column 5, lines 5763; column 6, line 58 to column 7, line 65.

Appellants have also argued that "[r]eferring to FIG. 6 of Kenny, upon detecting the ADD/REQ signal from the master module A, the arbiter 4 asserts grant channel A signal GNT CHNLA on address bus 3 to assign a virtual channel to master module A. Kenny at 7:34-7:37. After transmitting the virtual grant channel A signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal.

Application/Control Number: 10/737,124 Page 13

Art Unit: 2111

Id. at 41-42. But, the next ADD/REQ signal received by the arbiter 4 is independent or- not in response to - the grant channel A signal GNT CHNLA signal from the arbiter 4. Thus, contrary to claim 1, the arbiter 4 issues a virtual channel grant (grant channel A signal) GNT CHNLA in response to a ADD/REQ signal from a master module 4, but does not receive 'transaction information from all requesting master units in response to the pseudo-grant signals.'"

Contrary to Appellants' argument, it is clear from Kenny, particularly Fig. 6, which is reproduced below for ease of reference and convenience, and discussion above that the next ADD/REQ is not independent. As a matter of fact, the next ADD/REQ would not be sent to the master if the GNT without reception of the GNT signal. In other words, ADD/REG (transaction information) from requesting masters is sent to the arbiter in response to the pseudo-grant signals.

Application/Control Number: 10/737,124

Art Unit: 2111




Fig. 6

Applicants have also argued that "Kenny actually teaches away from such a modification (i.e., issuing virtual channel grant signals at the same time) because Kenny discloses issuing virtual grant signals sequentially. As shown in FIG. 9 of Kenny, the signals GRANT CHNLA, GRANT CHNLB and GRANT CHNLC are issued sequentially at times t1, t3, and t5, with each subsequent virtual channel grant being issued only after the arbiter 4 receives an ACK CHNLX signal corresponding to the previous virtual channel grant signal. Accordingly, Kenny actually teaches away from issuing virtual

channel grant signals GRANT CHNLA, GRANT CHNLB and GRANT CHNLC at the same time. Because Kenny teaches away from the suggested modification, the Examiner's modification is improper, and claim 1 is not rendered obvious over Kenny. MPEP § 2145(X)(D)(2) ('It is improper to combine references where the references teach away from their combination. In re Grasselli, 713 F.2d 731, 743, 218 USPQ 769, 779 (Fed. Cir. 1983).)"

In response to Applicants' argument, as previously discussed, since the virtual channel for each requesting master unit in Kenny has been pre-assigned using pre-assigned priority, it would have been obvious to one of ordinary skill in the art at the time the invention was made to generate pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters beginning at the same time, because each channel for a specific requesting master unit has already been pre-assigned, and therefore, the arbiter 4 does not have to arbitrate between masters resulting in generating/providing pseudo-grant signals to all requesting masters at different starting time. Since pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters begin at the same time, it is clear that arbitration latency can be further reduced, and as a result, the overall performance of the entire system of Kenny is improved.

Kenny also disclose that "[a]Iternatively, each subsystem may be configured with a fixed virtual channel with a pre-assigned priority. Pre-designating virtual channels and priorities for each module simplifies processing by eliminating allocation procedures and requiring arbiter 4 to merely match the I/O address of the requesting master module to

that master module's pre-assigned virtual channel and pre-assigned priority, referencing a table stored in a register of arbiter 4 or elsewhere" (emphasis added). Thus, it is clear that by using pre-designating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and assign a virtual channel to a requesting master according to its priority. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to provide pre-grant signal or "pseudo-grant signal" to each requesting master unit for the purpose of reducing arbitration latency so that the overall system performance can be improved.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/737,124 Page 17

Art Unit: 2111

Contact Information

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Khanh Dang whose telephone number is 571-272-

3626. The examiner can normally be reached on Monday-Friday from 9:AM to

5:PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mark Rinehart, can be reached on 571-272-3632. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published

applications may be obtained from either Private PAIR or Public PAIR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see http://pair-direct.uspto.gov. Should you

have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

/Khanh Dang/

Primary Examiner, Art Unit 2111